Octal 3-State Inverting Buffer/Line Driver/Line Receiver

High-Performance Silicon-Gate CMOS


The MC74HC540A is identical in pinout to the LS540. The device inputs are compatible with Standard CMOS outputs. External pull–up resistors make them compatible with LSTTL outputs.


The HC540A is an octal inverting buffer/line driver/line receiver designed to be used with 3-state memory address drivers, clock drivers, and other bus-oriented systems. This device features inputs and outputs on opposite sides of the package and two ANDed active-low output enables.


The HC540A is similar in function to the HC541A, which has noninverting outputs.


Features

- Output Drive Capability: 15 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1 μA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With the JEDEC Standard No. 7 A Requirements
- Chip Complexity: 124 FETs or 31 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant










(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.



FUNCTION TABLE

	Inputs		Output V
OE1	OE2	Α	Output Y
L	L	L	н
L	L	н	L
н	Х	X	Z
X	Н	X	Z

Z = High Impedance

X = Don't Care




Figure 2. Logic Diagram

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74HC540ANG	PDIP-20 (Pb-Free)	18 Units / Rail
MC74HC540ADWG	SOIC-20 WIDE (Pb-Free)	38 Units / Rail
MC74HC540ADWR2G	SOIC-20 WIDE (Pb-Free)	1000 Tape & Reel
MC74HC540ADTR2G	TSSOP-20*	2500 Tape & Reel
MC74HC540AFG	SOEIAJ-20 (Pb-Free)	40 Units / Rail
MC74HC540AFELG	SOEIAJ-20 (Pb-Free)	2000 Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*This package is inherently Pb-Free.

MAXIMUM RATINGS

Symbol	Pa	Value	Unit	
V _{CC}	DC Supply Voltage	-0.5 to +7.0	V	
VI	DC Input Voltage		-0.5 to V_{CC} $+0.5$	V
Vo	DC Output Voltage (Note 1)		$-0.5 \leq V_O \leq V_{CC} + 0.5$	V
I _{IK}	DC Input Diode Current		±20	mA
I _{OK}	DC Output Diode Current		±35	mA
Ι _Ο	DC Output Sink Current		±35	mA
I _{CC}	DC Supply Current per Supply Pin		±75	mA
I _{GND}	DC Ground Current per Ground Pin		±75	mA
T _{STG}	Storage Temperature Range		-65 to +150	°C
ΤL	Lead Temperature, 1 mm from Case for	r 10 Seconds	260	°C
TJ	Junction Temperature Under Bias		+ 150	°C
θ_{JA}	Thermal Resistance	PDIP SOIC TSSOP	67 96 128	°C/W
PD	Power Dissipation in Still Air at 85°C PDIP SOIC TSSOP		750 500 450	mW
MSL	Moisture Sensitivity		Level 1	
F _R	Flammability Rating	Oxygen Index: 30% – 35%	UL 94 V0 @ 0.125 in	
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 2) Machine Model (Note 3) Charged Device Model (Note 4)	>2000 >200 >1000	V
I _{LATCHUP}	Latchup Performance	Above V _{CC} and Below GND at 85°C (Note 5)	±300	mA

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected. 1. I_O absolute maximum rating must be observed.

2. Tested to EIA/JESD22-A114-A.

3. Tested to EIA/JESD22-A115-A.

4. Tested to JESD22-C101-A.

5. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter			Max	Unit
V _{CC}	DC Supply Voltage	(Referenced to GND)	2.0	6.0	V
V _{in} , V _{out}	DC Input Voltage, Output Voltage	(Referenced to GND)	0	V _{CC}	V
T _A	Operating Temperature, All Package Types		- 55	+ 125	°C
t _r , t _f	Input Rise and Fall Time (Figure 3)	$V_{CC} = 2.0 V$ $V_{CC} = 4.5 V$ $V_{CC} = 6.0 V$	0 0 0	1000 500 400	ns

6. Unused inputs may not be left open. All inputs must be tied to a high- or low-logic input voltage level.


DC CHARACTERISTICS (Voltages Referenced to GND)

				Gu	aranteed Li	imit	
Symbol	Parameter	Condition	V _{CC} V	–55 to 25°C	≤85°C	≤125°C	Unit
V _{IH}	Minimum High-Level Input Voltage	$V_{out} = 0.1 V$ $ I_{out} \le 20 \mu A$	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
V _{IL}	Maximum Low-Level Input Voltage	$\label{eq:Vout} \begin{split} V_{out} &= V_{CC} - 0.1 \ V \\ I_{out} &\leq 20 \ \mu A \end{split}$	2.0 3.0 4.5 6.0	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	V
V _{OH}	Minimum High-Level Output Voltage	$V_{in} = V_{IL}$ $ I_{out} \le 20 \ \mu A$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
			3.0 4.5 6.0	2.48 3.98 5.48	2.34 3.84 5.34	2.20 3.70 5.20	
V _{OL}	Maximum Low–Level Output Voltage	$V_{in} = V_{IH}$ $ I_{out} \le 20 \ \mu A$	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$\label{eq:Vin} \begin{array}{ll} V_{in} = V_{IH} & \left I_{out} \right \leq 3.6 \text{ mA} \\ \left I_{out} \right \leq 6.0 \text{ mA} \\ \left I_{out} \right \leq 7.8 \text{ mA} \end{array}$	3.0 4.5 6.0	0.26 0.26 0.26	0.33 0.33 0.33	0.40 0.40 0.40	
I _{in}	Maximum Input Leakage Current	V _{in} = V _{CC} or GND	6.0	±0.1	±1.0	±1.0	μΑ
I _{OZ}	Maximum Three-State Leakage Current	$\begin{array}{l} \text{Output in High Impedance State} \\ \text{V}_{in} = \text{V}_{IL} \text{ or V}_{IH} \\ \text{V}_{out} = \text{V}_{CC} \text{ or GND} \end{array}$	6.0	±0.5	±5.0	±10.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per Package)	$V_{in} = V_{CC} \text{ or GND}$ $I_{out} = 0 \ \mu A$	6.0	4	40	160	μΑ

AC CHARACTERISTICS (C_L = 50 pF, Input $t_r = t_f = 6 \text{ ns}$)

			Guaranteed Limit			
Symbol	Parameter	V _{CC} V	–55 to 25°C	≤85°C	≤125°C	Unit
t _{PLH} ,	Maximum Propagation Delay, Input A to Output Y	2.0	80	100	120	ns
t _{PHL}	(Figures 3 and 5)	3.0	30	40	55	
		4.5	18	23	28	
		6.0	15	20	25	
t _{PLZ} ,	Maximum Propagation Delay, Output Enable to Output Y	2.0	110	140	165	ns
t _{PHZ}	(Figures 4 and 6)	3.0	45	60	75	
1112		4.5	25	31	38	
		6.0	21	26	31	
t _{PZL} ,	Maximum Propagation Delay, Output Enable to Output Y	2.0	110	140	165	ns
t _{PZH}	(Figures 4 and 6)	3.0	45	60	75	
1211		4.5	25	31	38	
		6.0	21	26	31	
t _{TLH} ,	Maximum Output Transition Time, Any Output	2.0	60	75	90	ns
t _{THL}	(Figures 3 and 5)	3.0	22	28	34	
		4.5	12	15	18	
		6.0	10	13	15	
C _{in}	Maximum Input Capacitance		10	10	10	pF
Cout	Maximum 3-State Output Capacitance (Output in High Impedance State)		15	15	15	pF
		Typical @ 25°C, V _{CC} = 5.0 V, V _{EE} = 0 V				
C _{PD}	Power Dissipation Capacitance (Per Buffer) (Note 7)			35		pF

7. Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$.





PIN DESCRIPTIONS

INPUTS

A1, A2, A3, A4, A5, A6, A7, A8 (PINS 2, 3, 4, 5, 6, 7, 8, 9)

Data input pins. Data on these pins appear in inverted form on the corresponding Y outputs, when the outputs are enabled.

CONTROLS

OE1, OE2 (PINS 1, 19)

Output enables (active-low). When a low voltage is applied to both of these pins, the outputs are enabled and the

device functions as an inverter. When a high voltage is applied to either input, the outputs assume the high impedance state.


OUTPUTS

Y1, Y2, Y3, Y4, Y5, Y6, Y7, Y8 (PINS 18, 17, 16, 15, 14, 13, 12, 11)

Device outputs. Depending upon the state of the output enable pins, these outputs are either inverting outputs or high–impedance outputs.


PACKAGE DIMENSIONS

PDIP-20 **N SUFFIX** PLASTIC DIP PACKAGE CASE 738-03 ISSUE E



10V	ES:							
1.	1. DIMENSIONING AND TOLERANCING PER ANSI							
	Y14.5M, 1982.							
	2. Controlling Dimension: Inch.							
3.	3. DIMENSION L TO CENTER OF LEAD WHEN							
		/IED PAR/						
4.			DOES NO	T INCLUI	DE MOLD			
	FLAS	H.						
			HES		ETERS			
	DIM	MIN	MAX	MIN	MAX			
	Α	1.010	1.070	25.66	27.17			
	В	0.240	0.260	6.10	6.60			
	C	0.150	0.180	3.81	4.57			
	D	0.015	0.022	0.39	0.55			
	Е	0.050	BSC	1.27	BSC			
	F	0.050	0.070	1.27	1.77			
	G	0.100	BSC	2.54	BSC			
	J	0.008	0.015	0.21	0.38			
	К	0.110	0.140	2.80	3.55			
	L	L 0.300 BSC 7.62 BSC						
	М	0 °	15°	0°	15°			
	Ν	0.020	0.040	0.51	1.01			

SOIC-20 **DW SUFFIX** CASE 751D-05 **ISSUE G**




NOTES:

- NOTES:
 IDMENSIONS ARE IN MILLIMETERS.
 INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
 DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
 MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
 DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALLS BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS			
DIM	MIN	MAX		
Α	2.35	2.65		
A1	0.10	0.25		
В	0.35	0.49		
С	0.23	0.32		
D	12.65	12.95		
Е	7.40	7.60		
е	1.27	BSC		
Н	10.05	10.55		
h	0.25	0.75		
L	0.50	0.90		
θ	0 °	7 °		

PACKAGE DIMENSIONS


TSSOP-20 DT SUFFIX CASE 948E-02 ISSUE C



NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. CONDITION.


6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	6.40	6.60	0.252	0.260	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65 BSC		0.026 BSC		
H	0.27	0.37	0.011	0.015	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
Κ	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
Г	6.40	BSC	0.252 BSC		
М	0°	8°	0 °	8°	




PACKAGE DIMENSIONS

SOEIAJ-20 **F SUFFIX** CASE 967-01 **ISSUE A**





е

 \oplus



DETAIL P





NOTES:

1. DIMENSIONING AND ... Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. DIMENSIONS D AND E DO NOT INCLUDE DIMENSIONING AND TOLERANCING PER ANSI

MOLD FLASH OR PROTRUSIONS AND ARE

MEASURED AT THE PARTING LINE, MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.15 (0.006) PER SIDE. 4. TERMINAL NUMBERS ARE SHOWN FOR

REFERENCE ONLY. 5. THE LEAD WIDTH DIMENSION (b) DOES NOT

5 INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE LEAD WIDTH DIMENSION AT MAXIMUM MATERIAL CONDITION. DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT, MINIMUM SPACE BETWEEN PROTRUSIONS AND ADJACENT LEAD TO BE 0.46 (0.018).

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α		2.05		0.081
A ₁	0.05	0.20	0.002	0.008
b	0.35	0.50	0.014	0.020
C	0.15	0.25	0.006	0.010
D	12.35	12.80	0.486	0.504
Е	5.10	5.45	0.201	0.215
е	1.27 BSC		0.050	BSC
HE	7.40	8.20	0.291	0.323
L	0.50	0.85	0.020	0.033
LE	1.10	1.50	0.043	0.059
Μ	0 °	10 °	0 °	10 °
Q ₁	0.70	0.90	0.028	0.035
Z		0.81		0.032

ON Semiconductor and 💷 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILIC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILIC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILIC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILIC obsent or any liability nor the rights of others. SCILIC products are not designed, intended, or authorized for use a components in systems intended for surgical implant into the body, or other applications. intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative